

UNITED STATES PATENT AND TRADEMARK OFFICE

| | COMMISSIONED FOR DATENTS |
|--------|----------------------------------|
| oress: | COMMISSIONER FOR PATENTS |
| | P.O. Box 1450 |
| | Alexandria, Virginia 223 [3-1450 |
| | www.uspto.gov |

| APPLICATION NO. | PPLICATION NO. FILING DATE | | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|--|----------------------------|------------|----------------------|-------------------------|------------------|--|
| 10/756,409 | 0/756,409 01/14/2004 | | Hirotaka Kawata | 118006 | 2629 | |
| 25944 | 7590 | 08/16/2006 | | EXAMINER | | |
| OLIFF & B | | GE, PLC | LE, THAO X | | | |
| P.O. BOX 19928 ALEXANDRIA, VA 22320 | | | | ART UNIT | PAPER NUMBER | |
| | | | | 2814 | | |
| | | | | DATE MAILED: 08/16/2006 | 5 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | Application No. | Applicant(s) | | | | | | |
|--|---|--|--|--|--|--|--|--|
| | 10/756,409 | KAWATA ET AL. | | | | | | |
| Office Action Summary | Examiner | Art Unit | | | | | | |
| | Thao X. Le | 2814 | | | | | | |
| The MAILING DATE of this communication a Period for Reply | ppears on the cover sheet w | th the correspondence address | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perions - Failure to reply within the set or extended period for reply will, by state - Any reply received by the Office later than three months after the maine earned patent term adjustment. See 37 CFR 1.704(b). | 1. 1.136(a). In no event, however, may a reply within the statutory minimum of third will apply and will expire SIX (6) MONute, cause the application to become Al | eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133). | | | | | | |
| Status | | | | | | | | |
| 1) Responsive to communication(s) filed on 30 | June 2006. | | | | | | | |
| · | nis action is non-final. | | | | | | | |
| 3) Since this application is in condition for allow | | | | | | | | |
| Disposition of Claims | | | | | | | | |
| 4) ⊠ Claim(s) 1-4,8-11,15 and 16 is/are pending i 4a) Of the above claim(s) is/are withden 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-4,8-11,15 and 16 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and | rawn from consideration. | | | | | | | |
| Application Papers | | | | | | | | |
| 9)☐ The specification is objected to by the Exami | ner. | | | | | | | |
| · • • · · · · · · · · · · · · · · · · | 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. | | | | | | | |
| Applicant may not request that any objection to the | | | | | | | | |
| Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the | | | | | | | | |
| Priority under 35 U.S.C. § 119 | | | | | | | | |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li | ents have been received. ents have been received in A riority documents have been eau (PCT Rule 17.2(a)). | pplication No received in this National Stage | | | | | | |
| Attachment(s) | _ | | | | | | | |
| Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) | | Summary (PTO-413) s)/Mail Date | | | | | | |
| Notice of Draitsperson's Patent Drawing Review (P10-946) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/C Paper No(s)/Mail Date | | nformal Patent Application (PTO-152) | | | | | | |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 06/30/06 has been entered.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

Application/Control Number: 10/756,409

Art Unit: 2814

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 1-4, 8-11 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6528358 to Yamazaki et al. in view of US 5808595 to Kubota et al.

Regarding claim 1, Yamazaki discloses a transistor in fig. 23E, comprising: a substrate 39, col. 44 line 32, a monocrystalline semiconductor layer 41, column 44 line 32 and col. 47 lines 13-25, including a channel region 52, column 45 line 31, a lightly doped region 50, column 45 line 25, and a heavily doped region 49, column 45 line 16, the monocrystalline semiconductor layer 41 having a surface, a side extending substantially perpendicular to the surface, fig. 23A, and a shoulder (corner of layer 41) portion disposed where the surface and the side intersect, fig. 23A, and a gate insulating film 38/42 provided over the monocrystalline semiconductor layer 41, the gate insulating film having a thermal oxide film 38, column 44 line 33, formed on the monocrystalline semiconductor layer 41 to a thickness in a range of 5nm to 50 nm, col. 42 line 18, the thermal oxide film being thinner at a portion corresponding to the shoulder portion of the monocrystalline semiconductor layer 41 than that at other portions, and at least one vapor-deposited insulating film 42, column 44 line 38, formed on the thermal oxide film 38, fig. 23B, the at least one vapor-deposited insulating film 42 covering an area including at least the channel region 52, the lightly doped region 50, and the heavily doped region 47 of the monocrystalline semiconductor layer 41, fig. 23E, the at least one vapor-deposited insulating film having a thickness at the shoulder

Art Unit: 2814

portion of the monocrystalline semiconductor layer 41 that is substantially equal to that at other portions, fig. 23E.

But, Yamazaki does not disclose the transistor wherein the gate insulating film having a total thickness set in a range of 60 nm to 80 nm and a light-shielding laver disposed between the substrate and the monocrystalline semiconductor laver at a position corresponding to the monocrystalline semiconductor laver, the light-shielding laver being formed from a conductive material selected from the group consisting of a simple metal substrate, an alloy, and a metal silicide including at least one of Ti, Cr, W, Ta, Mo, and Pb; and an interlayer insulating film that electrically insulates the monocrystalline semiconductor layer from the light shielding layer.

However, Kubota discloses a transistor in fig. 1(b) comprises a substrate 11, a mono-crystal or polycrystal active semiconductor layer 12, col. 3 line 26 and col. 12 line 27, and a light-shielding laver 14, col. 12 line 39, disposed between the substrate 11 and the semiconductor layer 12 at a position corresponding to the semiconductor laver 12, the light-shielding laver being formed from a conductive material selected from the group consisting of a simple metal substrate, an alloy, and a metal silicide including at least one of Ti, Cr, W, Ta, Mo, and Pb, col. 12 line 41; and an interlayer insulating film 13, col. 12 line 30, that electrically insulates the semiconductor layer 12 from the light shielding layer 14. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use light shielding layer teaching of Kubota with

Art Unit: 2814

Yamazaki's transistor, because it would have suppressed an increase in leakage current of the transistors and deterioration in the circuit characteristics caused by external light as taught by Kubota in col. 12 line 42-64.

With respect to the total thickness, Yamazaki discloses the gate insulating film 19 (10 nm col. 42 line 28) and 42 (col. 44 line 37) having a total thickness set in a range of 100 nm to 110 nm. Accordingly, it would have been obvious to one of ordinary skill in art to use thickness teaching of Yamazaki in the range as claimed, because it has been held that where the general conditions of the claims are discloses in the prior art, it is not inventive to discover the optimum or workable range by routine experimentation. See In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955).

With respect to 'the thermal oxide film being thinner at a portion corresponding to the shoulder portion of the monocrystalline semiconductor layer 41 that at other portions' and 'the at least one vapor-deposited insulating film having a thickness at the shoulder portion of the monocrystalline semiconductor layer 41 that is substantially equal to that at other portions', Yamazaki discloses the oxide layer 38 and vapor-deposited layer 42 that are substantially identical to that of the claims, claimed properties or functions are presumed to be inherent. Or where the claimed and prior art products are identical or substantially identical in structure or composition, or are produced by identical or substantially identical processes, a *prima facie* case of either anticipation or obviousness has been established. *In re Best*, 195 USPQ 430, 433 (CCPA 1977) and MPEP 2112.01.

Furthermore, the Applicant Admitted Prior Art (AP) confirms the thinner portion 41a of a thermal oxide layer 41 at a shoulder of a monocrystalline semiconductor 40 in fig. 15.

Regarding claim 2, Yamazaki discloses the transistor according to claim 1, the monocrystalline semiconductor layer 38 being made of monocrystalline silicon, column 44 line 33 and discussion in claim 1 above.

Regarding claim 3, Yamazaki discloses the transistor according to claim 1, the monocrystalline semiconductor layer 38 being a mesa type, Fig. 23A.

Regarding claim 4, Yamazaki discloses the transistor according to claim 1, the monocrystalline semiconductor layer 38 having a thickness of 50 nm, column 33 line 11.

Regarding claims 8-11 and 15, Yamazaki discloses an electro-optical device, comprising: a transistor, fig. 23E, wherein a transistor according to claim 1 being provided as a switching element in a display area, fig. 60F, a electro-optical device, fig. 60E, a semiconductor device, 23E.

In the recitation 'an electro-optical device' and 'an electronic apparatus' has not been given patentable weight because it have been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. Kropa v. Robie, 88 USPQ 478(CCPA 1951).

Application/Control Number: 10/756,409

Art Unit: 2814

5. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over US 6528358 to Yamazaki et al. and US 5808595 to Kubota et al. as applied to claim 1 above and further in view of US 6653657 to Kawasaki et al.

Page 7

Regarding claim 16, Yamazaki discloses the transistor comprising the monocrystalline semiconductor layer 41 further having a storage capacitor electrode portion 49 that includes the shoulder portion, the thermal oxide film 38 and the vapor-deposited insulating 42 being interposed on the capacitor electrode portion 49 and serving as a dielectric, fig. 23E.

But Yamazaki does not disclose the transistor further comprising: a capacitor line.

However, Kawasaki discloses a transistor comprising a capacitor line 235, fig. 10D, the semiconductor layer 208, fig. 9A, further having a storage capacitor electrode portion 221, fig. 10A col. 11 line 17, the oxide film 222, fig. 10B col. 11 line 37, being interposed between the capacitor line 235 and the storage capacitor electrode portion 221 and serving as a dielectric, fig. 10D. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the storage capacitor teaching of Kawasaki with Yamazaki's device, because it would have improved the operation performance and reliability of a semiconductor device as taught by Kawasaki in column 15 lines 34-40.

Art Unit: 2814

Conclusion

Page 8

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X. Le whose telephone number is (571) 272-1708. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571) 272 -1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thao X. Le 09 Aug. 2006